Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors

Publication Work Type: 
Publication Abstract: