Minimizing lateness for precedence graphs with constant delays on dedicated pipelined processors

نوع عمل المنشور: 
مستخلص المنشور: